TY - GEN
T1 - New grid-tied cascaded multilevel inverter topology with reduced number of switches
AU - Sajedi, Shahab
AU - Basu, Malabika
AU - Farrell, Michael
N1 - Publisher Copyright:
© 2017 IEEE.
PY - 2017/12/19
Y1 - 2017/12/19
N2 - Performance of multilevel inverters (MLI) are distinguished because of their low harmonic waveform generation, low filtering requirements on AC side and high voltage application. Among different (MLI) topologies, cascaded multi-level inverters (CMLI) are easier to implement and are much more cost effective. The main drawback of multilevel inverters is requirement of more than one isolated DC source and a lot of switches which makes them bulky and expensive to implement. To address this issue, researchers have investigated new topologies with reduced number of switches compared to conventional multilevel converters. In this paper, a new grid-tied cascaded multi-level topology with reduced number of switches is proposed. Compared to a standard 11-level MLI, the number of switches are reduced. The objective of the design is to reduce the number of DC sources and switches in order to reach the same level of the output voltage. Finally, performance of the proposed topology with a range of modulation and load power factor, operation regarding connection to the grid with closed loop control and comparative study with the other topologies is presented.
AB - Performance of multilevel inverters (MLI) are distinguished because of their low harmonic waveform generation, low filtering requirements on AC side and high voltage application. Among different (MLI) topologies, cascaded multi-level inverters (CMLI) are easier to implement and are much more cost effective. The main drawback of multilevel inverters is requirement of more than one isolated DC source and a lot of switches which makes them bulky and expensive to implement. To address this issue, researchers have investigated new topologies with reduced number of switches compared to conventional multilevel converters. In this paper, a new grid-tied cascaded multi-level topology with reduced number of switches is proposed. Compared to a standard 11-level MLI, the number of switches are reduced. The objective of the design is to reduce the number of DC sources and switches in order to reach the same level of the output voltage. Finally, performance of the proposed topology with a range of modulation and load power factor, operation regarding connection to the grid with closed loop control and comparative study with the other topologies is presented.
KW - Cascaded H-bridge (CHB)
KW - Cascaded Multilevel Inverters (CMLI)
KW - Grid-tied cascaded multi-level
KW - Load power factor
KW - Low filtering requirements
KW - Multilevel Inverters (MLI)
UR - http://www.scopus.com/inward/record.url?scp=85046070631&partnerID=8YFLogxK
U2 - 10.1109/UPEC.2017.8231983
DO - 10.1109/UPEC.2017.8231983
M3 - Conference contribution
AN - SCOPUS:85046070631
T3 - 2017 52nd International Universities Power Engineering Conference, UPEC 2017
SP - 1
EP - 6
BT - 2017 52nd International Universities Power Engineering Conference, UPEC 2017
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 52nd International Universities Power Engineering Conference, UPEC 2017
Y2 - 28 August 2017 through 31 August 2017
ER -